PCIe | SV | UVM | Verification
Similar Posts
PCIe | SV | UVM | Verification
TLM in UVM- Introduction
Transaction Level Modeling is a modeling style for building highly abstract models of components and systems. In this scheme, data is represented as transactions (class objects that contain random, protocol-specific information) that flow in and out of different components via special ports called TLM interfaces.
PCIe | SV | UVM | Verification
Typedef and Associative array in System Verilog
An associative array is one of the aggregate data types available in the system Verilog. … When the size of the collection is unknown or the data space is sparse, an associative array is used, which does not have any storage allocated until it is used. That means, it is dynamically allocated but has non-contiguous elements.
PCIe | SV | UVM | Verification
Mailbox
Mailboxes are a message-based process synchronization and communication mechanism provided in SV. It allows messages to be exchanged between processes. Conceptually, mailboxes behave like real mailboxes with delivery and retrieval of messages
PCIe | SV | UVM | Verification
Dynamic Array in System Verilog
A dynamic array is one dimension of an unpacked array whose size can be set or changed at run-time. Dynamic array is Declared using an empty word subscript [ ]. The space for a dynamic array doesn’t exist until the array is explicitly created at run-time, space is allocated when new[number] is called. the number…
PCIe | SV | UVM | Verification
Queue and Semaphore in System Verilog
A mailbox is a built-in class around a queue that uses semaphores to control access to the ends of a queue. A mailbox only has FIFO element ordering whereas you can access the head, tail, or middle elements of a queue. … However, if there is more than one thread, a mailbox is a convenient class to use.
One Comment
Comments are closed.
nice!